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HPC definition
What is High Performance Computing?
What is a Supercomputer?
Wikipedia: A supercomputer is a computer with a high-level
computational capacity compared to a general-purpose computer.
Performance of a supercomputer is measured in floating point
operations per second (FLOPS) instead of million instructions per
second (MIPS). As of 2015, there are supercomputers which can
perform up to quadrillions of FLOPS
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HPC definition
What is High Performance Computing?
What is it in short?
A computer at the very limit of what is currently available
3 Nov 2015 | Alexander Peyser | 3/31
HPC definition HPC capabilities What? How? HiQ
HPC Arch Systems Practical Programming Conclusions
M
em
be
ro
ft
he
H
el
m
ho
ltz
-A
ss
oc
ia
tio
n
HPC definition
What is High Performance Computing?
What do we do with Supercomputers?
Supercomputers are massively parallel machines using the most
advanced nodes, interconnects and memory to tackle problems that
are too large or take too long for commodity computers
Felix Schürmann (EPFL)
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HPC capabilities
What is High Performance Computing?
Theoretical peak performance
JUQUEEN (6 PFlops)
JUROPA
(300 TFlops)
Typical workgroup cluster (10-15 TFlops)
High-end desktop (ca. 250 GFlops)
JURECA (2 PFlops)
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What do we have?
What is High Performance Computing?
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How do we use them?
What is High Performance Computing?
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Fully scaled projects
What is High Performance Computing?
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Von Neumann Bottlenecks
Hardware architectures
CPU
Memory unit
Control unit
Arithmetic logic unit (ALU)
Floating point unit (FPU)
CPU
Main memory
Control unit
FPU/ALU
Cache hierarchy
Enhancing
memory access
Computing with
real numbers
Flops floating point operations per second
Bandwidth Number of bytes of memory transferred per second
Latency Time delay to completion of a single computational or memory
access operation
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Parallelizing out of the bottlenecks
Hardware architectures
One pacman eats nine ghosts in 3 seconds...
... but three pacmen eat 9 ghosts in 1 second
... which is strong scaling
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Parallelizing out of the bottlenecks
Hardware architectures
One pacman eats nine ghosts in 3 seconds...
... or three pacmen eat 27 ghosts in 3 seconds
... which is weak scaling
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Parallelism speedup
Hardware architectures
Limits to parallelism
Amdahl’s law: FA(n) =
[
S + (1 − S)/n]−1
If S > 0, lim
n→∞FA(n) = 1/S
Gustafson’s law: FG(n) = S + n ∗ (1 − S)
(FG(n)− S)/n = 1 − S
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Parallelism speedup
Hardware architectures
Limits to parallelism
Amdahl’s law: FA(n) =
[
S + (1 − S)/n]−1
If S > 0, lim
n→∞FA(n) = 1/S
Gustafson’s law: FG(n) = S + n ∗ (1 − S)
(FG(n)− S)/n = 1 − S
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Weak scaling
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General implemenation
Hardware architectures
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GPUs: data parallel problems
Hardware architectures
GPU: Graphics Processing Unit
A large number of arithmetic/floating point units with reduced control
logic in parallel to the CPU. Originally developed for 3D graphics
rendering
nvidia, amd
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Current Systems
Performance
Architecture
Accelerators
JUQUEEN
JURECA
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Performance
Current Systems
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Architecture
Current Systems
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Accelerators
Current Systems
ACCELERATORS/CO-PROCESSORS
2006 2007 2008 2009 2010 2011 2012 2013 2014 2015
Clearspeed CSX600
AMD
PEZY- SC
Intel
ATI
Cell
NVIDIA
SY
ST
EM
S
100
80
60
40
20
top500.org
3 Nov 2015 | Alexander Peyser | 18/31
Performance Architecture Accelerators JUQUEEN JURECA
HPC Arch Systems Practical Programming Conclusions
M
em
be
ro
ft
he
H
el
m
ho
ltz
-A
ss
oc
ia
tio
n
JUQUEEN
Current Systems
Data Sheet
Manufacturer IBM
Design Bluegene/Q
CPU Core PowerPC A2 16 (x4)
Cores 458,752
Linpack Perf. (Rmax ) 5.009 PFlop/s
Theoretical Peak (Rpeak ) 5.872 PFlop/s
Power 2.3 MW
Memory 458 TB
Interconnect Custom Interconnect Network
Topology 5D Torus
Operating System Linux / CNK
Batch LoadLeveler
3 Nov 2015 | Alexander Peyser | 19/31
Performance Architecture Accelerators JUQUEEN JURECA
HPC Arch Systems Practical Programming Conclusions
M
em
be
ro
ft
he
H
el
m
ho
ltz
-A
ss
oc
ia
tio
n
JURECA
Current Systems
Data Sheet
Manufacturer T-Platforms, ParTec, Intel,
Mellanox
Design Intel / GPU
CPU Core 2 Intel Haswell 12-core & K80
GPUs
Cores 45,216
GPUs 75 nodes w/ 2 K80 (4992 CUDA)
Linpack Perf. (Rmax ) (Prel) 1.4 PFlop/s
Theoretical Peak (Rpeak ) 1.8 PFlop/s + 0.44 (GPU)
Power ???
Memory 281 TB
Interconnect Mellanox EDR InfiniBand
Operating System CentOS 7 Linux
Batch Slurm
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Working with Supercomputers
Hardware
Cluster organization
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LoadLeveler script
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Hardware
Working with Supercomputers
4. Node Card (“Node Board”):
32 Compute Cards (2x2x2x2x2), 
Optical Modules, BQL Link Chips, Torus
5a. Midplane: 
16 Node Cards
6. Rack: 2 Midplanes 
1, 2 or 4 I/O Drawer
7. System: 
e.g. 28 racks = 5.9 PF/s
e.g. 96 racks = 20 PF/s
3. Compute Card (“Node”):
One BQC Module
16 GB DDR3 Memory
5b. I/O drawer (1 ,2 or 4 per rack):
* 8 I/O cards @ 16 GB
* 8 PCIe gen2 x8 slots (IB, 10GbE)
IBM
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Cluster organization
Working with Supercomputers
DB2RAID
BG/Q
FrontEnd
FrontEnd
FrontEnd
FrontEnd
Backup
Service Node
Service Node
BG Control-System
GP
FS
Fileserver JUST
Nexus 
Switches
SSH
runjob
L
o
a
d
L
e
v
e
l
e
r
Michael Stephan & Jutta Doctor (JSC)
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Running system
Working with Supercomputers
Supercomputers are shared resources
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LoadLeveler commands
Working with Supercomputers
Command Description
llsubmit <jobfile> Send job to the queuing system
llq List all queued and running jobs
llq -l <job ID> detail information about the specific
job
llq -s <job ID> details information about a specific
queued job, such as start time
llq -u <user> list all jobs from one user
llcancel <job ID> Kill the specified job
llstatus Display the status of LoadLeveler
llclass List existing classes and their
properties
llqx Show detailed information about all
jobs
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LoadLeveler script
Working with Supercomputers
# @job_name = weakScale_nmr00032_nthr04_N16667_dryRun
# @job_type = bluegene
# @bg_size = 32
# @bg_connectivity = TORUS
# @environment = COPY_ALL
# @wall_clock_limit = 00:30:00
# @output = $(HOME)/log/juqueen/$(job_name ).$(jobid).out
# @error = $(HOME)/log/juqueen/$(job_name ).$(jobid).err
# @notification = error
# @notify_user = w.schenck@fz -juelich.de
# @queue
export OMP_NUM_THREADS =4
NPROCS =128
NEST_VERSION =10 kcollaps_dry_run
NEST_EXE=${HOME}/opt/NEST/juqueen_${NEST_VERSION }/bin/nest
SLI_SCRIPT=spike_counting_4G_dryRun.sli
runjob --exe $NEST_EXE \\
--np $NPROCS \\
--ranks -per -node 1 \\
--verbose 1 --exp -env OMP_NUM_THREADS \\
--args $SLI_SCRIPT
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Programming Paradigms
Overview
Languages
Tools
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Overview
Programming Paradigms
Decomposition
MPI At the cluster level, message passing standard via network
between nodes (application)
OpenMP At the node level, thread programming standard using
shared memory (process)
OpenCL At the GPU level, work groups of parallel kernels
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Languages
Programming Paradigms
Which programming languages can I use?
Scripting Run over parameter spaces with scripting
languages and JUBE — and run (most) any code
MPI C/C++/Fortran/Python/JAVA... (special library)
OpenMP C/C++/Fortran (special directives)
pthreads Native threads for most languages
GPU C/C++ with other experimental kernel mappings,
bindings on cpus to most everything... (kernels
compiled and shipped)
Make the outer loops & code as you want, and focus on
optimizing core kernels
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Tools
Programming Paradigms
Optimization 
Visual trace 
analysis 
Automatic 
profile & trace 
analysis 
Error & anomaly 
detection 
Hardware 
monitoring 
Execution 
SCALASCA 
VAMPIR / PARAVER 
PAPI 
MUST 
PERISCOPE 
KCACHEGRIND TAU 
RUBIK / 
MAQAO 
SYSMON /
SIONLIB / 
OPENMPI 
STAT 
SCORE-P 
MPIP / 
O|SS / 
LWM2 
Introduction to Parallel Performance Engineering, VI-HPS
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Questions?
Conclusions
Thank You!
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